Xiang Wang has uploaded this change for review.

View Change

riscv: update the definition of intptr_t/uintptr_t

This abi of RISC-V is defined by gcc:ilp32 ilp32d ilp32f lp64 lp64d lp64f. Through this we know that the length of the long bit is equal to point. So update this code. This's more flexible.

Change-Id: I16e1a2c12c6034df75dc360b65acb1b6affec49b
Signed-off-by: Xiang Wang <wxjstz@126.com>
---
M src/arch/riscv/include/stdint.h
1 file changed, 2 insertions(+), 2 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/68/27768/1
diff --git a/src/arch/riscv/include/stdint.h b/src/arch/riscv/include/stdint.h
index 1980866..76f0d1b 100644
--- a/src/arch/riscv/include/stdint.h
+++ b/src/arch/riscv/include/stdint.h
@@ -70,8 +70,8 @@
#define false 0

/* Types for `void *' pointers. */
-typedef s64 intptr_t;
-typedef u64 uintptr_t;
+typedef long intptr_t;
+typedef unsigned long uintptr_t;

/* FIXME: This is used in some print code and may be removed in the future. */
#define PRIu64 "llu"

To view, visit change 27768. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I16e1a2c12c6034df75dc360b65acb1b6affec49b
Gerrit-Change-Number: 27768
Gerrit-PatchSet: 1
Gerrit-Owner: Xiang Wang <wxjstz@126.com>