Angel Pons uploaded patch set #3 to the change originally created by Patrick Rudolph.

View Change

cpu/intel/common: Report the CPU max speed in SMBIOS

Use the TSC frequency to provide the maximum processor speed in
SMBIOS type 4 tables. The TSC frequency is the "Maximum Non-Turbo Ratio"
or "Scalable Bus Speed" on older platforms, times the FSB.

Change-Id: I8030187d2c9714c7f6c9451fd2318b3c6608e431
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
---
M src/cpu/intel/common/fsb.c
1 file changed, 14 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/03/43903/3

To view, visit change 43903. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8030187d2c9714c7f6c9451fd2318b3c6608e431
Gerrit-Change-Number: 43903
Gerrit-PatchSet: 3
Gerrit-Owner: Patrick Rudolph <patrick.rudolph@9elements.com>
Gerrit-Reviewer: Marcello Sylvester Bauer <sylv@sylv.io>
Gerrit-Reviewer: Angel Pons <th3fanbus@gmail.com>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter@users.sourceforge.net>
Gerrit-MessageType: newpatchset