View Change
1 comment:
Commit Message:
Patch Set #1, Line 9:
Enable PCIE RP0 to fix DEKEL FW download failed for x4
controller (PEG 0:6:0).
TEST=No FSP error seen while loading DEKEL FW.
Or was the port meant to be enabled in the first place?
actually this root port meant to enable at first place.
Tim, this is for CPU PCIE port where we have SSD/NVME. Its expected to have DEKEL PHY FW loaded there.
To view, visit change 49100. To unsubscribe, or for help writing mail filters, visit settings.
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I3cd8cba02a96185803a0c0d442f3d6aa495d2642
Gerrit-Change-Number: 49100
Gerrit-PatchSet: 1
Gerrit-Owner: Subrata Banik <subrata.banik@intel.com>
Gerrit-Reviewer: Aamir Bohra <aamir.bohra@intel.com>
Gerrit-Reviewer: Angel Pons <th3fanbus@gmail.com>
Gerrit-Reviewer: Furquan Shaikh <furquan@google.com>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak@chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-Comment-Date: Wed, 06 Jan 2021 02:46:26 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Tim Wawrzynczak <twawrzynczak@chromium.org>
Comment-In-Reply-To: Angel Pons <th3fanbus@gmail.com>
Gerrit-MessageType: comment