Gaggery Tsai uploaded patch set #5 to this change.

View Change

soc/intel/common/block/cpu/car: Enable caching before FSP-T

This patch is required for Boot Guard enabled platform. When system
is powered on, cache is default enabled. BIOS is fobidden to disable
cache while in NEM mode with BtG enabled.

TEST=Stitch boot guard ACM with signed KM and BPM &&
     Enable FSP-T and boot all the way to the OS &&
     Read MSR 0x13a and esnure boot guard verified boot and
     measured boot are enabled.

Change-Id: Ie1def754f7b0024725638fcea481fd3273ef3d24
Signed-off-by: Gaggery Tsai <gaggery.tsai@intel.com>
---
M src/cpu/x86/16bit/entry16.inc
M src/cpu/x86/Kconfig
2 files changed, 34 insertions(+), 4 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/52/38252/5

To view, visit change 38252. To unsubscribe, or for help writing mail filters, visit settings.