tested on (i945GC,ich7) based board:
=========== Old LZMA version ===========
'COREBOOT' (CBFS, size 523776, offset 512)

It is possible to perform either the write action or the CBFS add/remove actions on every section listed above.
To see the image's read-only sections as well, rerun with the -w option.
CBFSPRINT coreboot.rom
FMAP REGION: COREBOOT
Name Offset Type Size Comp
cbfs master header 0x0 cbfs header 32 none
fallback/romstage 0x80 stage 47676 none
cpu_microcode_blob.bin 0xbb40 microcode 181248 none
fallback/ramstage 0x37fc0 stage 68670 none
config 0x48c40 raw 163 none
revision 0x48d40 raw 674 none
fallback/dsdt.aml 0x49040 raw 8699 none
cmos_layout.bin 0x4b2c0 cmos_layout 1856 none
fallback/postcar 0x4ba40 stage 18676 none
fallback/payload 0x50380 simple elf 69881 none
payload_config 0x614c0 raw 1621 none
payload_revision 0x61b80 raw 237 none
(empty) 0x61cc0 null 57560 none
bootblock 0x6fdc0 bootblock 65536 none
HOSTCC cbfstool/ifwitool.o
HOSTCC cbfstool/ifwitool (link)

Built nec/945g-m4 (945G-M4)

=========== New LZMA version ===========
'COREBOOT' (CBFS, size 523776, offset 512)

It is possible to perform either the write action or the CBFS add/remove actions on every section listed above.
To see the image's read-only sections as well, rerun with the -w option.
CBFSPRINT coreboot.rom
FMAP REGION: COREBOOT
Name Offset Type Size Comp
cbfs master header 0x0 cbfs header 32 none
fallback/romstage 0x80 stage 47676 none
cpu_microcode_blob.bin 0xbb40 microcode 181248 none
fallback/ramstage 0x37fc0 stage 72231 none
config 0x49a40 raw 289 none
revision 0x49bc0 raw 674 none
fallback/dsdt.aml 0x49ec0 raw 8699 none
cmos_layout.bin 0x4c140 cmos_layout 1856 none
fallback/postcar 0x4c8c0 stage 23416 none
fallback/payload 0x52480 simple elf 69881 none
payload_config 0x635c0 raw 1621 none
payload_revision 0x63c80 raw 237 none
(empty) 0x63dc0 null 49112 none
bootblock 0x6fdc0 bootblock 65536 none
HOSTCC cbfstool/ifwitool.o
HOSTCC cbfstool/ifwitool (link)

Built nec/945g-m4 (945G-M4)

========== cbmem -t log: ===========
===== Old LZMA version =====
27 entries total:

   0:1st timestamp                                     541
11:start of bootblock 20,035 (19,494)
12:end of bootblock 117,490 (97,455)
13:starting to load romstage 345,636 (228,145)
14:finished loading romstage 387,770 (42,134)
1:start of romstage 511,440 (123,670)
2:before RAM initialization 955,790 (444,349)
3:after RAM initialization 3,108,870 (2,153,079)
4:end of romstage 5,696,114 (2,587,243)
100:start of postcar 5,784,010 (87,896)
101:end of postcar 5,784,011 (0)
8:starting to load ramstage 5,794,848 (10,837)
15:starting LZMA decompress (ignore for x86) 5,800,680 (5,832)
16:finished LZMA decompress (ignore for x86) 5,875,438 (74,757)
9:finished loading ramstage 5,887,719 (12,281)
10:start of ramstage 5,901,698 (13,979)
30:device enumeration 5,902,848 (1,149)
40:device configuration 6,172,352 (269,503)
50:device enable 7,235,082 (1,062,729)
60:device initialization 7,340,554 (105,472)
70:device setup done 8,472,667 (1,132,113)
75:cbmem post 8,477,617 (4,949)
80:write tables 8,477,620 (3)
85:finalize chips 8,866,202 (388,581)
90:load payload 8,871,408 (5,206)
15:starting LZMA decompress (ignore for x86) 8,912,540 (41,131)
16:finished LZMA decompress (ignore for x86) 8,987,157 (74,617)
99:selfboot jump 9,005,616 (18,458)

Total Time: 9,005,062

===== New LZMA version =====
27 entries total:

   0:1st timestamp                                     541
11:start of bootblock 19,996 (19,455)
12:end of bootblock 117,451 (97,455)
13:starting to load romstage 345,596 (228,144)
14:finished loading romstage 387,676 (42,080)
1:start of romstage 511,346 (123,669)
2:before RAM initialization 956,004 (444,657)
3:after RAM initialization 3,107,685 (2,151,681)
4:end of romstage 5,700,401 (2,592,716)
100:start of postcar 5,788,304 (87,902)
101:end of postcar 5,788,304 (0)
8:starting to load ramstage 5,799,140 (10,835)
15:starting LZMA decompress (ignore for x86) 5,804,973 (5,833)
16:finished LZMA decompress (ignore for x86) 5,956,720 (151,746)
9:finished loading ramstage 5,969,004 (12,284)
10:start of ramstage 5,982,977 (13,972)
30:device enumeration 5,984,126 (1,149)
40:device configuration 6,253,630 (269,504)
50:device enable 7,316,351 (1,062,721)
60:device initialization 7,421,815 (105,463)
70:device setup done 8,551,456 (1,129,640)
75:cbmem post 8,556,405 (4,948)
80:write tables 8,556,408 (3)
85:finalize chips 8,945,092 (388,684)
90:load payload 8,950,388 (5,295)
15:starting LZMA decompress (ignore for x86) 8,991,519 (41,131)
16:finished LZMA decompress (ignore for x86) 9,138,001 (146,481)
99:selfboot jump 9,156,542 (18,541)

Total Time: 9,155,989

View Change

To view, visit change 41963. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I31f43e8bdda6536c719879381cad6a921dd94718
Gerrit-Change-Number: 41963
Gerrit-PatchSet: 5
Gerrit-Owner: Harshit Sharma <harshitsharmajs@gmail.com>
Gerrit-Reviewer: Julius Werner <jwerner@chromium.org>
Gerrit-Reviewer: Werner Zeh <werner.zeh@siemens.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Elyes HAOUAS
Gerrit-CC: HAOUAS Elyes <ehaouas@noos.fr>
Gerrit-CC: Paul Menzel <paulepanter@users.sourceforge.net>
Gerrit-Comment-Date: Tue, 09 Jun 2020 11:26:27 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment