View Change
1 comment:
Commit Message:
Patch Set #7, Line 7: Add Skylake-SP
I think the Supermicro board you mentioned on other changes has BootGuard enabled, not sure about th […]
IMO, no matter what Intel does about FSP, integrating Skylake SP support
should come after a huge restructuring of the whole soc/intel/ code. With
such a platform, having the code in soc/ makes even less sense that it
makes for the smaller PCH-H platforms now.
Please don't waste time with half-baked patches before there is a bigger
plan to integrate this platform. The only thing we can achive atm, is
even more congestion in this area.
To view, visit change 35126. To unsubscribe, or for help writing mail filters, visit settings.
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If351d554db62c51849ff6c7bb49074e587f14e6d
Gerrit-Change-Number: 35126
Gerrit-PatchSet: 9
Gerrit-Owner: Maxim Polyakov <max.senia.poliak@gmail.com>
Gerrit-Reviewer: Andrey Petrov <anpetrov@fb.com>
Gerrit-Reviewer: Angel Pons <th3fanbus@gmail.com>
Gerrit-Reviewer: David Hendricks <david.hendricks@gmail.com>
Gerrit-Reviewer: Lance Zhao <lance.zhao@gmail.com>
Gerrit-Reviewer: Maxim Polyakov <max.senia.poliak@gmail.com>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Nico Huber <nico.h@gmx.de>
Gerrit-CC: Paul Menzel <paulepanter@users.sourceforge.net>
Gerrit-Comment-Date: Sat, 12 Oct 2019 10:47:14 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Angel Pons <th3fanbus@gmail.com>
Comment-In-Reply-To: Maxim Polyakov <max.senia.poliak@gmail.com>
Comment-In-Reply-To: Lance Zhao <lance.zhao@gmail.com>
Gerrit-MessageType: comment