5 comments:
Patch Set #27, Line 9: - Single channel DDR3L: requires mrc.bin (extracted from ChromeBook firmware)
Please wrap lines around at 72 characters
Done
Patch Set #27, Line 16: ITE8728F
nit: IT8728F
Done
Patch Set #27, Line 20: #43133
CB:43133
Done
File src/mainboard/bostentech/gbyt4/devicetree.cb:
Patch Set #27, Line 11: register "ide_legacy_combined" = "0x0"
You can drop this
Done
File src/mainboard/bostentech/gbyt4/romstage.c:
/* NOTE: SPD must be read manually as mrc.bin's SMBus support is broken */
enable_smbus();
i2c_eeprom_read(0x50, 0, sizeof(spd_buf), spd_buf);
Ack (can be fixed later)
I pushed a commit that moves this to soc code.
To view, visit change 43087. To unsubscribe, or for help writing mail filters, visit settings.