Subrata Banik uploaded patch set #9 to this change.

View Change

arch/x86: Enable intermediate caching top_of_ram

This patch enables caching for the (top_of_dram - size) to
top_of_dram as WP.

Also helps to save additional ~2ms of booting time in normal boot
on CML-hatch.

Change-Id: Iddafb573afb4799de64754a94816d7f3f2f4982f
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
---
M src/arch/x86/include/arch/cpu.h
M src/arch/x86/postcar_loader.c
2 files changed, 26 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/05/34805/9

To view, visit change 34805. To unsubscribe, or for help writing mail filters, visit settings.