Nikolai Vyssotski uploaded patch set #4 to this change.

View Change

WIP: Use SPDs from PSP BIOS table type 0x69 based on GPIO straps

Use GPIOs mapping defined in APCB GET_SPD_FROM_GPIO to fetch correct SPD
block from PSP BIOS table entry type 0x69 (BIOS_SPD_DATA). There is
only one APCB now with no SPD data in it. No need for board ID getting
method. This will save ROM space consumed by multiple APCB copies
in the past.

This is a working example of an implementation tested on Dalboz. It does
not require patching with APCB_EDIT_TOOL. All SPDs are assembled in one
type 0x69 blob and inserted into PSP BIOS directory.

BUG=b:127505025
TEST=Dalboz with CABLRV20090300 and test CB and boot loader code
BRANCH=Zork

Change-Id: I9adf7a016ee481214b47d8adc6d53fd8ce0c9bd4
Signed-off-by: Nikolai Vyssotski <nikolai.vyssotski@amd.corp-partner.google.com>
---
M src/mainboard/google/zork/spd/Makefile.inc
M src/soc/amd/picasso/Makefile.inc
M util/amdfwtool/amdfwtool.c
M util/apcb/apcb_edit.py
4 files changed, 105 insertions(+), 60 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/78/45278/4

To view, visit change 45278. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I9adf7a016ee481214b47d8adc6d53fd8ce0c9bd4
Gerrit-Change-Number: 45278
Gerrit-PatchSet: 4
Gerrit-Owner: Nikolai Vyssotski <nikolai.vyssotski@amd.corp-partner.google.com>
Gerrit-Reviewer: Aaron Durbin <adurbin@chromium.org>
Gerrit-Reviewer: Marshall Dawson <marshalldawson3rd@gmail.com>
Gerrit-Reviewer: Martin Roth <martinroth@google.com>
Gerrit-Reviewer: Nikolai Vyssotski <nikolai.vyssotski@amd.corp-partner.google.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi@google.com>
Gerrit-Reviewer: Rob Barnes <robbarnes@google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter@users.sourceforge.net>
Gerrit-MessageType: newpatchset