Attention is currently required from: Tarun Tuli, Dinesh Gehlot, Kapil Porwal.

Dinesh Gehlot uploaded patch set #5 to this change.

View Change

soc/intel/meteorlake: Add timestamp for cse_fw_sync

The patch adds timestamp around cse_fw_sync().

BUG=none
TEST=Verified on rex, cbmem -t:

948:starting CSE firmware sync 1,340,551 (50,657)
949:finished CSE firmware sync 1,379,348 (38,797)

Port of commit 7c6dd796f26f (“soc/intel/alderlake:
Add timestamp for cse_fw_sync”)

Signed-off-by: Dinesh Gehlot <digehlot@google.com>
Change-Id: I6cfbf84018e312fbf9482f0fba05b444603cd4b9
---
M src/soc/intel/meteorlake/romstage/romstage.c
1 file changed, 26 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/72/70172/5

To view, visit change 70172. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I6cfbf84018e312fbf9482f0fba05b444603cd4b9
Gerrit-Change-Number: 70172
Gerrit-PatchSet: 5
Gerrit-Owner: Dinesh Gehlot <digehlot@google.com>
Gerrit-Reviewer: Kapil Porwal <kapilporwal@google.com>
Gerrit-Reviewer: Subrata Banik <subratabanik@google.com>
Gerrit-Reviewer: Tarun Tuli <taruntuli@google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter@mailbox.org>
Gerrit-Attention: Tarun Tuli <taruntuli@google.com>
Gerrit-Attention: Dinesh Gehlot <digehlot@google.com>
Gerrit-Attention: Kapil Porwal <kapilporwal@google.com>
Gerrit-MessageType: newpatchset