Angel Pons has uploaded this change for review.

View Change

[HACK] Implement more WAs

Change-Id: I4cd64cf4c1e702dc05709adc345a976a4e3c1ded
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
---
M common/skylake/hw-gfx-gma-power_and_clocks.adb
1 file changed, 10 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/libgfxinit refs/changes/35/46635/1

diff --git a/common/skylake/hw-gfx-gma-power_and_clocks.adb b/common/skylake/hw-gfx-gma-power_and_clocks.adb
index c860e1b..1501ea7 100644
--- a/common/skylake/hw-gfx-gma-power_and_clocks.adb
+++ b/common/skylake/hw-gfx-gma-power_and_clocks.adb
@@ -82,6 +82,9 @@
 
    CNP_PWM_CGE_GATING_DISABLE          : constant := 1 * 2 ** 13;
 
+   DISP_FBC_MEMORY_WAKE                : constant := 1 * 2 ** 31;
+   DISP_FBC_WM_DIS                     : constant := 1 * 2 ** 15;
+
    ----------------------------------------------------------------------------
 
    CDCLK_CTL_CD_FREQ_SELECT_MASK       : constant := 3 * 2 ** 26;
@@ -340,6 +343,13 @@
         (Register    => Registers.PCH_DSPCLK_GATE_D,
          Mask        => CNP_PWM_CGE_GATING_DISABLE);
 
+      -- Display WA #0562 WaFbcTurnOffFbcWatermark:cfl
+      -- Display WA #0859 WaFbcWakeMemOn:skl,bxt,kbl,glk,cfl
+      Registers.Set_Mask
+        (Register    => Registers.ARB_CTL,
+         Mask        => DISP_FBC_WM_DIS or
+                        DISP_FBC_MEMORY_WAKE);
+
       Get_Cur_CDClk (Config.CDClk);
       Get_Max_CDClk (Config.Max_CDClk);
       Set_CDClk (Config.Default_CDClk_Freq);

To view, visit change 46635. To unsubscribe, or for help writing mail filters, visit settings.