Nico Huber has uploaded this change for review.
gma: Add support for ULX variants
On Haswell and Broadwell, the ULX variants differ only in the available
CD clock frequencies and, on Haswell, the maximum DP link rate. On newer
generations (Skylake+), they differ only in output buffer tuning.
Also update the PCI IDs from Haswell to Skylake.
Still untested, which was the original reason to skip ULX.
Change-Id: I08e6689ff8c0f2d58b51363886d4cab956f44e03
Signed-off-by: Nico Huber <nico.h@gmx.de>
---
M common/haswell/hw-gfx-gma-plls.adb
M common/haswell_shared/hw-gfx-gma-connectors-ddi.adb
M common/hw-gfx-gma-config.ads.template
M common/hw-gfx-gma.ads
M common/skylake/hw-gfx-gma-connectors-ddi-buffers.adb
5 files changed, 136 insertions(+), 46 deletions(-)
git pull ssh://review.coreboot.org:29418/libgfxinit refs/changes/52/31452/1
diff --git a/common/haswell/hw-gfx-gma-plls.adb b/common/haswell/hw-gfx-gma-plls.adb
index 3a91bdd..0450238 100644
--- a/common/haswell/hw-gfx-gma-plls.adb
+++ b/common/haswell/hw-gfx-gma-plls.adb
@@ -1,5 +1,5 @@
--
--- Copyright (C) 2015-2016 secunet Security Networks AG
+-- Copyright (C) 2015-2016, 2019 secunet Security Networks AG
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
@@ -12,6 +12,7 @@
-- GNU General Public License for more details.
--
+with HW.GFX.GMA.Config;
with HW.GFX.GMA.PLLs.LCPLL;
with HW.GFX.GMA.PLLs.WRPLL;
@@ -87,8 +88,13 @@
PLL := Invalid;
Success := True;
elsif Port_Cfg.Display = DP then
- PLL := LCPLL.Fixed_LCPLLs (Port_Cfg.DP.Bandwidth);
- Success := True;
+ if Port_Cfg.DP.Bandwidth <= Config.DP_Max_Link_Rate then
+ PLL := LCPLL.Fixed_LCPLLs (Port_Cfg.DP.Bandwidth);
+ Success := True;
+ else
+ PLL := Invalid;
+ Success := False;
+ end if;
else
Alloc_Configurable (Port_Cfg.Mode, PLL, Success);
end if;
diff --git a/common/haswell_shared/hw-gfx-gma-connectors-ddi.adb b/common/haswell_shared/hw-gfx-gma-connectors-ddi.adb
index 88f2b22..ef6d568 100644
--- a/common/haswell_shared/hw-gfx-gma-connectors-ddi.adb
+++ b/common/haswell_shared/hw-gfx-gma-connectors-ddi.adb
@@ -298,7 +298,7 @@
procedure Initialize
is
- Iboost_Value : constant Word32 := 1;
+ Iboost_Value : constant := Config.DDI_Buffer_Iboost;
begin
if Config.Has_DDI_Buffer_Trans then
declare
diff --git a/common/hw-gfx-gma-config.ads.template b/common/hw-gfx-gma-config.ads.template
index a922b05..b190a78 100644
--- a/common/hw-gfx-gma-config.ads.template
+++ b/common/hw-gfx-gma-config.ads.template
@@ -1,5 +1,5 @@
--
--- Copyright (C) 2015-2018 secunet Security Networks AG
+-- Copyright (C) 2015-2019 secunet Security Networks AG
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
@@ -42,6 +42,8 @@
Have_DVI_I : constant Boolean := Analog_I2C_Port /= PCH_DAC;
Has_Presence_Straps : constant Boolean := CPU /= Broxton;
Is_ULT : constant Boolean := CPU_Var = ULT;
+ Is_ULX : constant Boolean := CPU_Var = ULX;
+ Is_LP : constant Boolean := Is_ULT or Is_ULX;
----- CPU pipe: --------
Has_Tertiary_Pipe : constant Boolean := CPU >= Ivybridge;
@@ -74,7 +76,7 @@
Has_PCH : constant Boolean := CPU /= Broxton and CPU /= G45;
Has_PCH_DAC : constant Boolean := CPU in Ironlake .. Ivybridge or
(CPU in Haswell .. Broadwell
- and not Is_ULT);
+ and not Is_LP);
Has_PCH_Aux_Channels : constant Boolean := CPU in Ironlake .. Broadwell;
@@ -98,13 +100,13 @@
Has_Per_DDI_Clock_Sel : constant Boolean := CPU in Haswell .. Broadwell;
Has_HOTPLUG_CTL : constant Boolean := CPU in Haswell .. Broadwell;
Has_SHOTPLUG_CTL_A : constant Boolean := (CPU in Haswell .. Broadwell
- and Is_ULT) or
+ and Is_LP) or
CPU >= Skylake;
Has_DDI_PHYs : constant Boolean := CPU = Broxton;
Has_DDI_D : constant Boolean := CPU >= Haswell and
- not Is_ULT and
+ not Is_LP and
not Has_DDI_PHYs;
Has_DDI_E : constant Boolean := -- might be disabled by x4 eDP
Has_DDI_D;
@@ -122,7 +124,7 @@
Has_PCH_GMBUS : constant Boolean := CPU >= Ironlake;
----- Power: -----------
- Has_IPS : constant Boolean := (CPU = Haswell and Is_ULT) or
+ Has_IPS : constant Boolean := (CPU = Haswell and Is_LP) or
CPU = Broadwell;
Has_IPS_CTL_Mailbox : constant Boolean := CPU = Broadwell;
@@ -220,6 +222,8 @@
----------------------------------------------------------------------------
+ DDI_Buffer_Iboost : constant := (if Is_ULX then 3 else 1);
+
Default_DDI_HDMI_Buffer_Translation : constant DDI_HDMI_Buf_Trans_Range :=
(case CPU is
when Haswell => 6,
@@ -233,11 +237,11 @@
Default_CDClk_Freq : constant Frequency_Type :=
(case CPU is
when G45 => 320_000_000, -- unused
- when Ironlake |
- Haswell |
- Broadwell => 450_000_000,
+ when Ironlake => 450_000_000,
when Sandybridge |
Ivybridge => 400_000_000,
+ when Haswell |
+ Broadwell => (if Is_ULX then 337_500_000 else 450_000_000),
when Broxton => 288_000_000,
when Skylake => 337_500_000);
@@ -248,7 +252,7 @@
Sandybridge |
Ivybridge => 125_000_000,
when Haswell |
- Broadwell => (if Is_ULT then 24_000_000 else 125_000_000),
+ Broadwell => (if Is_LP then 24_000_000 else 125_000_000),
when Broxton => Frequency_Type'First, -- none needed
when Skylake => 24_000_000);
@@ -286,6 +290,11 @@
----------------------------------------------------------------------------
+ DP_Max_Link_Rate : constant DP_Bandwidth :=
+ (if CPU < Haswell or (CPU = Haswell and Is_ULX)
+ then DP_Bandwidth_2_7
+ else DP_Bandwidth_5_4);
+
-- FIXME: Unknown for Broxton, Linux' i915 contains a fixme too :-D
HDMI_Max_Clock_24bpp : constant Frequency_Type :=
(if CPU >= Haswell then 300_000_000 else 225_000_000);
@@ -318,15 +327,50 @@
use type HW.Word16;
- function Is_Broadwell_H (Device_Id : Word16) return Boolean is
- (Device_Id = 16#1612# or Device_Id = 16#1622# or Device_Id = 16#162a#);
+ -- GMA PCI IDs:
+ --
+ -- Rather catch too much here than too little, it's
+ -- mostly used to distinguish generations. Best public
+ -- reference for these IDs is Linux' i915.
+ --
+ -- Since Sandybridge, bits 4 and 5 encode the compu-
+ -- tational capabilities and can mostly be ignored.
+ -- From Haswell on, we have to distinguish between
+ -- Normal, ULT (U CPU lines) and ULX (Y CPU lines).
+ function Is_Haswell_Y (Device_Id : Word16) return Boolean is
+ ((Device_Id and 16#ffef#) = 16#0a0e#);
+ function Is_Haswell_U (Device_Id : Word16) return Boolean is
+ (((Device_Id and 16#ffc3#) = 16#0a02# or
+ (Device_Id and 16#ffcf#) = 16#0a0b#) and
+ not Is_Haswell_Y (Device_Id));
+ function Is_Haswell (Device_Id : Word16) return Boolean is
+ ((Device_Id and 16#ffc3#) = 16#0402# or
+ (Device_Id and 16#ffcf#) = 16#040b# or
+ (Device_Id and 16#ffc3#) = 16#0c02# or
+ (Device_Id and 16#ffcf#) = 16#0c0b# or
+ (Device_Id and 16#ffc3#) = 16#0d02# or
+ (Device_Id and 16#ffcf#) = 16#0d0b#);
+
+ function Is_Broadwell_Y (Device_Id : Word16) return Boolean is
+ ((Device_Id and 16#ffcf#) = 16#160e#);
+ function Is_Broadwell_U (Device_Id : Word16) return Boolean is
+ ((Device_Id and 16#ffcf#) = 16#1606# or
+ (Device_Id and 16#ffcf#) = 16#160b#);
+ function Is_Broadwell (Device_Id : Word16) return Boolean is
+ ((Device_Id and 16#ffc7#) = 16#1602# or
+ (Device_Id and 16#ffcf#) = 16#160d#);
+
+ function Is_Skylake_Y (Device_Id : Word16) return Boolean is
+ ((Device_Id and 16#ffcf#) = 16#190e#);
function Is_Skylake_U (Device_Id : Word16) return Boolean is
- (Device_Id = 16#1906# or Device_Id = 16#1916# or Device_Id = 16#1923# or
- Device_Id = 16#1926# or Device_Id = 16#1927#);
+ ((Device_Id and 16#ffc9#) = 16#1901# or
+ (Device_Id and 16#ffcf#) = 16#1906#);
+ function Is_Skylake (Device_Id : Word16) return Boolean is
+ ((Device_Id and 16#ffc7#) = 16#1902# or
+ (Device_Id and 16#ffcf#) = 16#190b# or
+ (Device_Id and 16#ffcf#) = 16#190d#);
- -- Rather catch too much here than too little,
- -- it's only used to distinguish generations.
function Is_GPU (Device_Id : Word16; CPU : CPU_Type; CPU_Var : CPU_Variant)
return Boolean is
(case CPU is
@@ -335,25 +379,19 @@
when Ironlake => (Device_Id and 16#fff3#) = 16#0042#,
when Sandybridge => (Device_Id and 16#ffc2#) = 16#0102#,
when Ivybridge => (Device_Id and 16#ffc3#) = 16#0142#,
- when Haswell =>
- (case CPU_Var is
- when Normal => (Device_Id and 16#ffc3#) = 16#0402# or
- (Device_Id and 16#ffc3#) = 16#0d02#,
- when ULT => (Device_Id and 16#ffc3#) = 16#0a02#),
- when Broadwell => ((Device_Id and 16#ffc3#) = 16#1602# or
- (Device_Id and 16#ffcf#) = 16#160b# or
- (Device_Id and 16#ffcf#) = 16#160d#) and
- (case CPU_Var is
- when Normal => Is_Broadwell_H (Device_Id),
- when ULT => not Is_Broadwell_H (Device_Id)),
+ when Haswell => (case CPU_Var is
+ when Normal => Is_Haswell (Device_Id),
+ when ULT => Is_Haswell_U (Device_Id),
+ when ULX => Is_Haswell_Y (Device_Id)),
+ when Broadwell => (case CPU_Var is
+ when Normal => Is_Broadwell (Device_Id),
+ when ULT => Is_Broadwell_U (Device_Id),
+ when ULX => Is_Broadwell_Y (Device_Id)),
when Broxton => (Device_Id and 16#fffe#) = 16#5a84#,
- when Skylake => ((Device_Id and 16#ffc3#) = 16#1902# or
- (Device_Id and 16#ffcf#) = 16#190b# or
- (Device_Id and 16#ffcf#) = 16#190d# or
- (Device_Id and 16#fff9#) = 16#1921#) and
- (case CPU_Var is
- when Normal => not Is_Skylake_U (Device_Id),
- when ULT => Is_Skylake_U (Device_Id)));
+ when Skylake => (case CPU_Var is
+ when Normal => Is_Skylake (Device_Id),
+ when ULT => Is_Skylake_U (Device_Id),
+ when ULX => Is_Skylake_Y (Device_Id)));
function Compatible_GPU (Device_Id : Word16) return Boolean is
(Is_GPU (Device_Id, CPU, CPU_Var));
diff --git a/common/hw-gfx-gma.ads b/common/hw-gfx-gma.ads
index 1f81ece..d9023ad 100644
--- a/common/hw-gfx-gma.ads
+++ b/common/hw-gfx-gma.ads
@@ -44,7 +44,7 @@
Broxton,
Skylake);
- type CPU_Variant is (Normal, ULT);
+ type CPU_Variant is (Normal, ULT, ULX);
type Port_Type is
(Disabled,
diff --git a/common/skylake/hw-gfx-gma-connectors-ddi-buffers.adb b/common/skylake/hw-gfx-gma-connectors-ddi-buffers.adb
index 5e72a3b..6ab755b 100644
--- a/common/skylake/hw-gfx-gma-connectors-ddi-buffers.adb
+++ b/common/skylake/hw-gfx-gma-connectors-ddi-buffers.adb
@@ -1,5 +1,5 @@
--
--- Copyright (C) 2017 secunet Security Networks AG
+-- Copyright (C) 2017, 2019 secunet Security Networks AG
--
-- This program is free software; you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
@@ -51,6 +51,18 @@
16#0000_5013#, 16#0000_009f#,
16#0000_0018#, 16#0000_00df#);
+ Skylake_Y_Trans_EDP : constant Buf_Trans_Array :=
+ (16#0000_0018#, 16#0000_00a8#,
+ 16#0000_4013#, 16#0000_00ab#,
+ 16#0000_7011#, 16#0000_00a4#,
+ 16#0000_9010#, 16#0000_00df#,
+ 16#0000_0018#, 16#0000_00aa#,
+ 16#0000_6013#, 16#0000_00a4#,
+ 16#0000_7011#, 16#0000_009d#,
+ 16#0000_0018#, 16#0000_00a0#,
+ 16#0000_6012#, 16#0000_00df#,
+ 16#0000_0018#, 16#0000_008a#);
+
Skylake_Trans_DP : constant Buf_Trans_Array :=
(16#0000_2016#, 16#0000_00a0#,
16#0000_5012#, 16#0000_009b#,
@@ -75,6 +87,18 @@
16#8000_5012#, 16#0000_00c0#,
others => 0);
+ Skylake_Y_Trans_DP : constant Buf_Trans_Array :=
+ (16#0000_0018#, 16#0000_00a2#,
+ 16#0000_5012#, 16#0000_0088#,
+ 16#8000_7011#, 16#0000_00cd#,
+ 16#8000_9010#, 16#0000_00c0#,
+ 16#0000_0018#, 16#0000_009d#,
+ 16#8000_5012#, 16#0000_00c0#,
+ 16#8000_7011#, 16#0000_00c0#,
+ 16#0000_0018#, 16#0000_0088#,
+ 16#8000_5012#, 16#0000_00c0#,
+ others => 0);
+
Skylake_Trans_HDMI : constant HDMI_Buf_Trans_Array :=
((16#0000_0018#, 16#0000_00ac#),
(16#0000_5012#, 16#0000_009d#),
@@ -88,6 +112,19 @@
(16#8000_3015#, 16#0000_00c0#),
(16#8000_0018#, 16#0000_00c0#));
+ Skylake_Y_Trans_HDMI : constant HDMI_Buf_Trans_Array :=
+ ((16#0000_0018#, 16#0000_00a1#),
+ (16#0000_5012#, 16#0000_00df#),
+ (16#8000_7011#, 16#0000_00cb#),
+ (16#0000_0018#, 16#0000_00a4#),
+ (16#0000_0018#, 16#0000_009d#),
+ (16#0000_4013#, 16#0000_0080#),
+ (16#8000_6013#, 16#0000_00c0#),
+ (16#0000_0018#, 16#0000_008a#),
+ (16#8000_3015#, 16#0000_00c0#),
+ (16#8000_3015#, 16#0000_00c0#),
+ (16#8000_0018#, 16#0000_00c0#));
+
----------------------------------------------------------------------------
procedure Translations (Trans : out Buf_Trans_Array; Port : Digital_Port)
@@ -101,17 +138,26 @@
else Config.Default_DDI_HDMI_Buffer_Translation);
begin
Trans :=
- (if not Config.Is_ULT then
+ (if Config.Is_ULX then
(if DDIA_Low_Voltage_Swing
- then Skylake_Trans_EDP
- else Skylake_Trans_DP)
- else
+ then Skylake_Y_Trans_EDP
+ else Skylake_Y_Trans_DP)
+ elsif Config.Is_ULT then
(if DDIA_Low_Voltage_Swing
then Skylake_U_Trans_EDP
- else Skylake_U_Trans_DP));
+ else Skylake_U_Trans_DP)
+ else
+ (if DDIA_Low_Voltage_Swing
+ then Skylake_Trans_EDP
+ else Skylake_Trans_DP));
if not DDIA_Low_Voltage_Swing then
- Trans (18) := Skylake_Trans_HDMI (HDMI_Trans).Trans1;
- Trans (19) := Skylake_Trans_HDMI (HDMI_Trans).Trans2;
+ if Config.Is_ULX then
+ Trans (18) := Skylake_Y_Trans_HDMI (HDMI_Trans).Trans1;
+ Trans (19) := Skylake_Y_Trans_HDMI (HDMI_Trans).Trans2;
+ else
+ Trans (18) := Skylake_Trans_HDMI (HDMI_Trans).Trans1;
+ Trans (19) := Skylake_Trans_HDMI (HDMI_Trans).Trans2;
+ end if;
end if;
end Translations;
To view, visit change 31452. To unsubscribe, or for help writing mail filters, visit settings.