Sumeet R Pawnikar uploaded patch set #2 to this change.

View Change

[WIP] CML: Enable UPDs for PCH SLP_S0 for S0ix entry

Enable PCH SLP S0 UPDs for S0ix entry.

BUG=None
BRANCH=None
TEST=Built and tested on Hatch

Change-Id: I57a15746705a726b402431321a45b3257d837faa
---
M src/soc/intel/cannonlake/fsp_params.c
1 file changed, 3 insertions(+), 3 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/68/32668/2

To view, visit change 32668. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I57a15746705a726b402431321a45b3257d837faa
Gerrit-Change-Number: 32668
Gerrit-PatchSet: 2
Gerrit-Owner: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Gerrit-Reviewer: Furquan Shaikh <furquan@google.com>
Gerrit-Reviewer: Lakshmi G Prasad <lakshmi.g.prasad@intel.com>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi@intel.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik@intel.com>
Gerrit-Reviewer: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Gerrit-MessageType: newpatchset