1 comment:
File src/mainboard/asrock/h110m/devicetree.cb:
# Use SRCCLKREQ0# and CLKSRC0 for PEG x16 root port
register "PcieRpClkReqSupport[0]" = "1"
register "PcieRpClkReqNumber[0]" = "0"
# Enable Latency Tolerance Reporting Mechanism
register "PcieRpLtrEnable[0]" = "1"
register "PcieRpClkSrcNumber[0]" = "0"
PegPhysicalSlotNumber is likely only used for SLOTCAP register. […]
Thank you for helping me understand this.
+ I updated the comment about this.
To view, visit change 31948. To unsubscribe, or for help writing mail filters, visit settings.