Frans Hendriks uploaded patch set #8 to this change.

View Change

{drivers,mb,soc/intel/braswell}: Add support for Braswell FSP MR2

In soc_silicon_init_params() and soc_display_silicon_init_params()
SILICON_INIT_UPD element are used which do not exist in MR2.
Modify these functions using MR2 elements only.
Configuration of 'pre-MR2' elements is placed in mainboard code to be
backwards compatible.

BUG=NA
TEST=Portwell PQ7-M107

Change-Id: Id40b5d46ddda93845d9739b56aaf7ad24ee89246
Signed-off-by: Frans Hendriks <fhendriks@eltan.com>
---
M src/drivers/intel/fsp1_1/Makefile.inc
M src/mainboard/google/cyan/Makefile.inc
A src/mainboard/google/cyan/ramstage.c
M src/mainboard/intel/strago/ramstage.c
M src/soc/intel/braswell/Makefile.inc
M src/soc/intel/braswell/chip.c
6 files changed, 98 insertions(+), 33 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/61/29661/8

To view, visit change 29661. To unsubscribe, or for help writing mail filters, visit settings.