Attention is currently required from: Nick Vaccaro, Subrata Banik.
Shelley Chen uploaded patch set #3 to this change.
The following approvals got outdated and were removed: Verified+1 by build bot (Jenkins)
mb/google/brox: Fix error in DDR DQS config
The DQS mapping for DIMM idx 6 was discovered to be incorrect to what
was in the schematics. Correcting the mistake in this CL.
BUG=b:311450057,b:300690448
BRANCH=None
TEST=tested on device and it passed memory training
Change-Id: I21f50e2f5b4fae09725c1c7532636ed1cc1a9043
Signed-off-by: Shelley Chen <shchen@google.com>
---
M src/mainboard/google/brox/variants/baseboard/brox/memory.c
1 file changed, 1 insertion(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/43/79843/3
To view, visit change 79843. To unsubscribe, or for help writing mail filters, visit settings.