Note that adding UART info to the coreboot table is still guarded by CONSOLE_SERIAL, not sure if that's intentional (conceptually, since this enables passing UART info to the kernel via ACPI, maybe it should also enable passing UART info to payloads?).

Also, there is a lot of SoC and mainboard code using CONFIG(CONSOLE_SERIAL) to check for things that should really be guarded by ENABLE_UART instead after this. Have you considered that it might be easier to just add an option that makes DEFAULT_CONSOLE_LOGLEVEL -1 instead? That would also allow users on systems that allow runtime-configured log levels to turn it up later if desired, which might be nice. (Alternatively, for a production Chromebook, I think setting it at BIOS_EMERG would be fine as well since that should essentially never output anything unless the machine hangs anyway.)

View Change

3 comments:

To view, visit change 33380. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ic0942634ab8a9fcafdc1ea099721c127202e9f9a
Gerrit-Change-Number: 33380
Gerrit-PatchSet: 1
Gerrit-Owner: Martin Roth <martinroth@google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Julius Werner <jwerner@chromium.org>
Gerrit-Comment-Date: Mon, 10 Jun 2019 23:27:16 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment