Attention is currently required from: Werner Zeh.

Felix Singer uploaded patch set #2 to this change.

View Change

intel ehl mainboards: Move PcieRpEnable option below dt entries

There is work being done on better integrating the root port entries
from the devicetree by hooking up the FSP option PcieRpEnable to them,
which supersedes the devicetree option.

Move the PcieRpEnable option below their related devicetree entries in
order to make the review easier when the option is removed.

Change-Id: I3b14704916bb8105837257c271576f30cf62138b
Signed-off-by: Felix Singer <felixsinger@posteo.net>
---
M src/mainboard/siemens/mc_ehl/variants/mc_ehl1/devicetree.cb
M src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
M src/mainboard/siemens/mc_ehl/variants/mc_ehl3/devicetree.cb
M src/mainboard/siemens/mc_ehl/variants/mc_ehl4/devicetree.cb
M src/mainboard/siemens/mc_ehl/variants/mc_ehl5/devicetree.cb
5 files changed, 51 insertions(+), 34 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/61/79961/2

To view, visit change 79961. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I3b14704916bb8105837257c271576f30cf62138b
Gerrit-Change-Number: 79961
Gerrit-PatchSet: 2
Gerrit-Owner: Felix Singer <service+coreboot-gerrit@felixsinger.de>
Gerrit-Reviewer: Werner Zeh <werner.zeh@siemens.com>
Gerrit-Attention: Werner Zeh <werner.zeh@siemens.com>
Gerrit-MessageType: newpatchset