Maxim Polyakov uploaded patch set #7 to this change.

View Change

soc/intel: Add Skylake-SP and Cascade Lake support

Adds Xeon Skylake-SP and Cascade Lake processor CPUIDs and SkyLake-E
Host Bridge PCI Id.

Change-Id: If351d554db62c51849ff6c7bb49074e587f14e6d
Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com>
---
M src/include/device/pci_ids.h
M src/soc/intel/common/block/cpu/mp_init.c
M src/soc/intel/common/block/include/intelblocks/mp_init.h
M src/soc/intel/common/block/systemagent/systemagent.c
M src/soc/intel/skylake/bootblock/report_platform.c
5 files changed, 18 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/26/35126/7

To view, visit change 35126. To unsubscribe, or for help writing mail filters, visit settings.