[coreboot-gerrit] Change in coreboot[master]: soc/amd/cezanne/chip: add PCI bus scanning