Rizwan Qureshi has posted comments on this change. ( https://review.coreboot.org/21868 )
Change subject: src/device: Update LTR configuration scheme
......................................................................
Patch Set 1:
(2 comments)
https://review.coreboot.org/#/c/21868/1/src/device/pciexp_device.c
File src/device/pciexp_device.c:
https://review.coreboot.org/#/c/21868/1/src/device/pciexp_device.c@191
PS1, Line 191: " Failed to enable LTR for dev %s"
can be in the same line above
https://review.coreboot.org/#/c/21868/1/src/device/pciexp_device.c@194
PS1, Line 194: return;
unneccessary?
--
To view, visit
https://review.coreboot.org/21868
To unsubscribe, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I6be99c3b590c1457adf88bc1b40f128fcade3fbe
Gerrit-Change-Number: 21868
Gerrit-PatchSet: 1
Gerrit-Owner: Aamir Bohra
aamir.bohra@intel.com
Gerrit-Reviewer: Rizwan Qureshi
rizwan.qureshi@intel.com
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Reviewer: dhaval v sharma
dhaval.v.sharma@intel.com
Gerrit-Comment-Date: Wed, 04 Oct 2017 07:43:26 +0000
Gerrit-HasComments: Yes