My personal agenda is as usual: Enhance flashrom to support
a reasonable installation procedure. Then establish that pro-
cedure in coreboot's build system and document it ;) But, as
usual, this is stalled by the lack of flashrom review resources.
9 comments:
File Documentation/soc/intel/apollolake/index.md:
Patch Set #1, Line 4: Intel
Integrated
Patch Set #1, Line 8: which is a subregion of "BIOS"
AFAIK, it covers the whole BIOS region.
Patch Set #1, Line 11: The IFWI region can be manipulated by `ifwitool`.
But I wouldn't recommend it. It doesn't check if you overflow
surrounding partitions when you edit a sub-partition, for instance.
Patch Set #1, Line 19: * Each LBP has it's own IFWI and OBB
AIUI, IFWI is the whole thing, LBPs are part of the IFWI, and OBB is part of
the LBP (the OBB in LBP1 is optional, in the dual LBP case).
Patch Set #1, Line 20: * The last 256 KiB of the "BIOS" region are BIOS_UNUSABLE
Only if you consider memory-mapping. You can still access the full
region via the SPI controller. Let's say
Let's add here another pitfall:
Patch Set #1, Line 39: while the OBB contains
It's part of IFWI, see above.
Patch Set #1, Line 47: Each LBP has their own IFWI and OBB. It allows failsafe firmware updates.
Each LBP contains a Boot Partition Descriptor Table (BPDT) and a Secondary
BPDT (S-BPDT). Only the BPDT partitions (boot critical) are mirrored in both
LBPs, afaik.
Patch Set #1, Line 50: mode if LBP2 is missing.
LBP2 is also supposed to contain the effective OBB in this case. But it
doesn't matter with coreboot because it follows the FMAP anyway.
To view, visit change 33740. To unsubscribe, or for help writing mail filters, visit settings.