Patch Set 1:

If I understand correctly, clearing a SCI is AMD dependent? Intel silicon is free of this flaw?

It's not really a flaw. I am just going through the various places were we have used HAVE_SMI_HANDLER conditional and enforcing some consistency here.

View Change

To view, visit change 36812. To unsubscribe, or for help writing mail filters, visit settings.