I had this change marked WIP, so I could finish the IRQ routing and look at the ACPI tables and maybe C-states. But apparently I can't respond to comments unless I remove the WIP flag.
3 comments:
Patch Set #1, Line 13: GPIO33
Where is it?
On the back of the board, underneath the ICH10. I marked it, but I forgot to take a photo before putting the board in a rather cramped case. I was planning to write up a documentation page with a picture, so I only put the notes here temporarily.
Patch Set #1, Line 17: fan control
This board uses Intel Quiet System Technology, which means the ME does fan control. It's expected. […]
Both fans are affected, as both are driven by the PCH. The SuperIO has no fan control.
File src/mainboard/intel/dq45ek/gpio.c:
static const struct pch_gpio_set3 pch_gpio_set3_mode = {
.gpio72 = GPIO_MODE_GPIO,
};
static const struct pch_gpio_set3 pch_gpio_set3_direction = {
.gpio72 = GPIO_DIR_INPUT,
};
static const struct pch_gpio_set3 pch_gpio_set3_level = { };
Do these exist on ICH10?
GPIO72 is described in section 13.10.12 of the datasheet. The values are copied from inteltool output.
To view, visit change 44696. To unsubscribe, or for help writing mail filters, visit settings.