2 comments:
the mode register setting of DRAM maybe failed without delay operate,
need add delay after each MR write.
Do you mean?
Setting the DRAM mode register can fail without a delay, so add a 2 μs
delay after each MR write.
Where is that documented? Why 2 μs?
You also reorder stuff and add comments. That should be separate commits.
To view, visit change 32284. To unsubscribe, or for help writing mail filters, visit settings.