8 comments:
Still a WIP?
File src/arch/arm64/armv8/cache.c:
I don't see any functional changes to this method (other than removing the static). Is there a reason it was changed?
File src/cpu/armltd/cortex-a53/Kconfig:
Patch Set #11, Line 8: CPU_ARMLTD_CORTEX_A53
Remove the the empty branch.
File src/mainboard/emulation/qemu-aarch64/bootblock_custom.S:
Patch Set #11, Line 6: * SPDX-License-Identifier: GPL-2.0-or-later
I think coreboot is typically a GPL-2.0-only project?
The checkpatch script typically prefers the SPDX line as its own comment:
https://github.com/torvalds/linux/blob/db54615e21419c3cb4d699a0b0aa16cc44d0e9da/arch/riscv/include/uapi/asm/byteorder.h
I thought you were able to run this in EL3?
File src/mainboard/emulation/qemu-aarch64/cbmem.c:
Patch Set #11, Line 21: 0x60000000
#define this constant and all the other constants.
File src/mainboard/emulation/qemu-aarch64/mainboard.c:
Patch Set #11, Line 24: 0x4c000000
#define register addresses
#define regiser offsets
To view, visit change 33387. To unsubscribe, or for help writing mail filters, visit settings.