Arthur Heymans uploaded patch set #2 to this change.

View Change

cpu/intel/car/core2: Improve a few things

This changes the following:
- compute amount variable MTRR's during runtime
- Wait for all CPU's to be in Wait for SIPI state after sending init
  INIT IPI to all AP's
- compute the PHYSMASK high during runtime and preload it to the
  MTRR_PHYS_MASK msr's
- cache the whole rom size instead of XIP_ROM_SIZE

Change-Id: I8d8672f8b577c2e7cef6e80978c4464a771f430c
Signed-off-by: Arthur Heymans <arthur@aheymans.xyz>
---
M src/cpu/intel/car/core2/cache_as_ram.S
1 file changed, 82 insertions(+), 34 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/84/26784/2

To view, visit change 26784. To unsubscribe, or for help writing mail filters, visit settings.