6 comments:
Patch Set #41, Line 7: Add dram control register define and bits define
Define DRAM registers and APIs
Ack
File src/soc/mediatek/mt8192/include/soc/dramc_pi_api.h:
Patch Set #41, Line 111: DutyScan_K_DQ
Uppercase for enums
Ack
/* frequency set point:
* 0 means lower,un-terminated freq;
* 1 means higher,terminated freq
*/
Format: […]
Ack
Patch Set #41, Line 276: u8 dqs_final_delay[2][2]
Either […]
Ack
Patch Set #41, Line 284: calType
lowercase
Ack
Patch Set #41, Line 285: u1VrefScanEnable
lowercase
Ack
To view, visit change 44699. To unsubscribe, or for help writing mail filters, visit settings.