View Change

1 comment:

• File src/mainboard/intel/adlrvp/devicetree.cb:

  • Patch Set #2, Line 74: Enable CPU PCIE PEG Slot 1 and 2

    But, you are not setting CpuPcieRpEnableMask for ports 1 and 2. Do these configurations for PcieClkSrcUsage actually do anything at all?

To view, visit change 49136. To unsubscribe, or for help writing mail filters, visit settings.