Mike Banon has uploaded this change for review.

View Change

src/mainboard/asus/am1i-a/buildOpts.c: improve the RAM frequency related defines

This improvement is likely required for forcing a pair of 1866MHz CL9 RAM sticks
to work faster than a mediocre 1333MHz CL9, but sadly alone it's not enough...
Still it doesn't bring any downsides to a system operation, just no upsides yet.

Signed-off-by: Mike Banon <mikebdp2@gmail.com>
Change-Id: Ib2bc605b98ad99066549017697bb483ad3be3910
---
M src/mainboard/asus/am1i-a/buildOpts.c
1 file changed, 5 insertions(+), 5 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/20/33920/1

diff --git a/src/mainboard/asus/am1i-a/buildOpts.c b/src/mainboard/asus/am1i-a/buildOpts.c
index 98bc620..48c5c56 100644
--- a/src/mainboard/asus/am1i-a/buildOpts.c
+++ b/src/mainboard/asus/am1i-a/buildOpts.c
@@ -117,22 +117,22 @@
 
 #define BLDCFG_AMD_PLATFORM_TYPE                  AMD_PLATFORM_DESKTOP
 
-#define BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT         DDR1600_FREQUENCY
+#define BLDCFG_MEMORY_BUS_FREQUENCY_LIMIT         DDR1866_FREQUENCY
 #define BLDCFG_MEMORY_MODE_UNGANGED               TRUE
 #define BLDCFG_MEMORY_QUAD_RANK_CAPABLE           TRUE
 #define BLDCFG_MEMORY_QUADRANK_TYPE               QUADRANK_UNBUFFERED
 #define BLDCFG_MEMORY_RDIMM_CAPABLE               TRUE
 #define BLDCFG_MEMORY_UDIMM_CAPABLE               TRUE
 #define BLDCFG_MEMORY_SODIMM_CAPABLE              FALSE
-#define BLDCFG_MEMORY_ENABLE_BANK_INTERLEAVING    FALSE
-#define BLDCFG_MEMORY_ENABLE_NODE_INTERLEAVING    FALSE
-#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING        FALSE
+#define BLDCFG_MEMORY_ENABLE_BANK_INTERLEAVING    TRUE
+#define BLDCFG_MEMORY_ENABLE_NODE_INTERLEAVING    TRUE
+#define BLDCFG_MEMORY_CHANNEL_INTERLEAVING        TRUE
 #define BLDCFG_MEMORY_POWER_DOWN                  TRUE
 #define BLDCFG_POWER_DOWN_MODE                    POWER_DOWN_BY_CHIP_SELECT
 #define BLDCFG_ONLINE_SPARE                       FALSE
 #define BLDCFG_BANK_SWIZZLE                       TRUE
 #define BLDCFG_TIMING_MODE_SELECT                 TIMING_MODE_AUTO
-#define BLDCFG_MEMORY_CLOCK_SELECT                DDR1333_FREQUENCY
+#define BLDCFG_MEMORY_CLOCK_SELECT                DDR1866_FREQUENCY
 #define BLDCFG_DQS_TRAINING_CONTROL               TRUE
 #define BLDCFG_IGNORE_SPD_CHECKSUM                TRUE
 #define BLDCFG_USE_BURST_MODE                     FALSE

To view, visit change 33920. To unsubscribe, or for help writing mail filters, visit settings.