Attention is currently required from: Patrick Rudolph.

Angel Pons has uploaded this change for review.

View Change

cpu/intel/haswell: Constify ACPI c-state arrays

Change-Id: I5538d8279392238e59aba99ade4b5fe13f250ca8
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
---
M src/cpu/intel/haswell/acpi.c
1 file changed, 4 insertions(+), 4 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/05/49805/1

diff --git a/src/cpu/intel/haswell/acpi.c b/src/cpu/intel/haswell/acpi.c
index eec9e07..d348110 100644
--- a/src/cpu/intel/haswell/acpi.c
+++ b/src/cpu/intel/haswell/acpi.c
@@ -87,19 +87,19 @@
 	},
 };
 
-static int cstate_set_s0ix[3] = {
+static const int cstate_set_s0ix[3] = {
 	C_STATE_C1E,
 	C_STATE_C7S_LONG_LAT,
 	C_STATE_C10,
 };
 
-static int cstate_set_lp[3] = {
+static const int cstate_set_lp[3] = {
 	C_STATE_C1E,
 	C_STATE_C3,
 	C_STATE_C7S_LONG_LAT,
 };
 
-static int cstate_set_trad[3] = {
+static const int cstate_set_trad[3] = {
 	C_STATE_C1,
 	C_STATE_C3,
 	C_STATE_C6_LONG_LAT,
@@ -192,7 +192,7 @@
 {
 	acpi_cstate_t acpi_cstate_map[3] = {0};
 
-	int *acpi_cstates;
+	const int *acpi_cstates;
 
 	if (is_s0ix_enabled())
 		set = cstate_set_s0ix;

To view, visit change 49805. To unsubscribe, or for help writing mail filters, visit settings.