4 comments:
The I2C drivers do not support
being accessed early in ramstage
So, shouldn't we fix the I2C drivers in that case?
I2C
controller base address
It is because the I2C driver seems to be assuming that the BAR is allocated before I2C initialization. However, for the TPM access case, that assumption doesn't hold and hence the driver behavior needs to be fixed.
can be made to support
longer interrupts
Is that the default for Dauntless firmware i.e. will it always support longer interrupts without an additional register write? Or is the new interrupt signalling mode supposed to guarantee that 100us+ pulse would be seen on the interrupt line without any additional configuration from the host?
In my opinion that should be the default. But, is this already captured somewhere and implemented in that way?
File src/mainboard/google/volteer/mainboard.c:
it will use long pulses by default, or use the interrupt line in
* a different way altogether
Which one is it? Is it tracked in some bug?
To view, visit change 47049. To unsubscribe, or for help writing mail filters, visit settings.