Xiang Wang has uploaded this change for review.

View Change

riscv: currently riscv does not support fit payload, remove redundant code

This code is not necessary and will trigger an error when I try to boot linux
with bbl.If you want to add this code, it is recommended to add it with the
support code of the fit payload.

Change-Id: If6929897c7f12d8acb079eeebaef512ae506ca8b
Signed-off-by: Xiang Wang <wxjstz@126.com>
---
M src/arch/riscv/boot.c
1 file changed, 1 insertion(+), 8 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/77/31477/1
diff --git a/src/arch/riscv/boot.c b/src/arch/riscv/boot.c
index 29064b1..0c8143f 100644
--- a/src/arch/riscv/boot.c
+++ b/src/arch/riscv/boot.c
@@ -32,14 +32,7 @@
{
void (*doit)(int hart_id, void *fdt);
int hart_id;
- void *fdt = prog_entry_arg(prog);
-
- /*
- * If prog_entry_arg is not set (e.g. by fit_payload), use fdt from HLS
- * instead.
- */
- if (fdt == NULL)
- fdt = HLS()->fdt;
+ void *fdt = HLS()->fdt;

if (ENV_RAMSTAGE && prog_type(prog) == PROG_PAYLOAD) {
run_payload(prog, fdt, RISCV_PAYLOAD_MODE_S);

To view, visit change 31477. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If6929897c7f12d8acb079eeebaef512ae506ca8b
Gerrit-Change-Number: 31477
Gerrit-PatchSet: 1
Gerrit-Owner: Xiang Wang <wxjstz@126.com>
Gerrit-MessageType: newchange