3 comments:
File src/northbridge/amd/amdmct/mct_ddr3/mctdqs_d.c:
Patch Set #9, Line 1260: struct DCTStatStruc *pDCTstat, uint8_t dct, uint8_t receiver_start, uint8_t receiver_end, uint8_t lane_start)
line over 96 characters
Patch Set #9, Line 1741: dqs_results_array[current_phy_phase_delay[lane]] = TrainDQSRdWrPos_D_Fam15(pMCTstat, pDCTstat, dct, Receiver, Receiver + 2, lane);
line over 96 characters
Patch Set #9, Line 1797: TrainDQSRdWrPos_D_Fam15(pMCTstat, pDCTstat, dct, Receiver, Receiver + 2, lane);
line over 96 characters
To view, visit change 33821. To unsubscribe, or for help writing mail filters, visit settings.