Attention is currently required from: Hung-Te Lin, Arthur Heymans, Shelley Chen, Nico Huber, Furquan Shaikh, Paul Menzel, Angel Pons, Jianjun Wang.
View Change
5 comments:
File src/soc/mediatek/common/include/soc/pcie_common.h:
File src/soc/mediatek/common/pcie.c:
Patch Set #10, Line 120:
val = read32(ctrl->base + PCIE_SETTING_REG);
val |= PCIE_RC_MODE;
write32(ctrl->base + PCIE_SETTING_REG, val);
I use write32p() instead, is that OK?
Ack
File src/soc/mediatek/common/pcie.c:
To view, visit change 56791. To unsubscribe, or for help writing mail filters, visit settings.
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib9b6adaafa20aeee136372ec9564273f86776da0
Gerrit-Change-Number: 56791
Gerrit-PatchSet: 12
Gerrit-Owner: Jianjun Wang <jianjun.wang@mediatek.corp-partner.google.com>
Gerrit-Reviewer: Hung-Te Lin <hungte@chromium.org>
Gerrit-Reviewer: Shelley Chen <shchen@google.com>
Gerrit-Reviewer: Yu-Ping Wu <yupingso@google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Angel Pons <th3fanbus@gmail.com>
Gerrit-CC: Arthur Heymans <arthur.heymans@9elements.com>
Gerrit-CC: Furquan Shaikh <furquan.m.shaikh@gmail.com>
Gerrit-CC: Nico Huber <nico.h@gmx.de>
Gerrit-CC: Paul Menzel <paulepanter@mailbox.org>
Gerrit-Attention: Hung-Te Lin <hungte@chromium.org>
Gerrit-Attention: Arthur Heymans <arthur.heymans@9elements.com>
Gerrit-Attention: Shelley Chen <shchen@google.com>
Gerrit-Attention: Nico Huber <nico.h@gmx.de>
Gerrit-Attention: Furquan Shaikh <furquan.m.shaikh@gmail.com>
Gerrit-Attention: Paul Menzel <paulepanter@mailbox.org>
Gerrit-Attention: Angel Pons <th3fanbus@gmail.com>
Gerrit-Attention: Jianjun Wang <jianjun.wang@mediatek.corp-partner.google.com>
Gerrit-Comment-Date: Thu, 03 Mar 2022 10:02:21 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Angel Pons <th3fanbus@gmail.com>
Comment-In-Reply-To: Yu-Ping Wu <yupingso@google.com>
Comment-In-Reply-To: Jianjun Wang <jianjun.wang@mediatek.corp-partner.google.com>
Gerrit-MessageType: comment