Attention is currently required from: Arthur Heymans, Christian Walter, Johnny Lin, Lean Sheng Tan, Patrick Rudolph, Shuo Liu, Tim Chu.

Patrick Rudolph uploaded patch set #10 to this change.

View Change

The following approvals got outdated and were removed: Code-Review+1 by Shuo Liu, Verified+1 by build bot (Jenkins)

soc/intel/xeon_sp/util: Enhance lock_pam0123

- Only compile code in ramstage
- Lock PAM on all sockets
- Instead of manually crafting B:D:F numbers (missing the PCI segment
  group) for each PCI device search for the devices by PCI vendor
  and device ID.

This adds PCI multi-segment support without any further code
modifications, since the correct PCI segment is already stored in
the devicetree.

Change-Id: Ic8b3bfee8f0d02790620280b30a9dc9a05da1be8
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
---
M src/soc/intel/xeon_sp/cpx/include/soc/pci_devs.h
M src/soc/intel/xeon_sp/skx/include/soc/pci_devs.h
M src/soc/intel/xeon_sp/spr/include/soc/pci_devs.h
M src/soc/intel/xeon_sp/util.c
4 files changed, 21 insertions(+), 14 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/01/80101/10

To view, visit change 80101. To unsubscribe, or for help writing mail filters, visit settings.