Subrata Banik uploaded patch set #2 to this change.

View Change

soc/intel/cannonlake: Speed up postcar loading using intermediate caching

This patch ensures intermediate caching is enabled to speed up
loading and decompression of next stage as we are still in romstage
and car tear down will be handled by next stage at its entry.

TEST=cbmem -t shows ~3-5ms time savings in warm reboot case with this
CL.

Change-Id: I3ba63887acb5c4bdeaf3e21c24fb0e631362962c
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
---
M src/soc/intel/cannonlake/romstage/romstage.c
1 file changed, 27 insertions(+), 5 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/91/34791/2

To view, visit change 34791. To unsubscribe, or for help writing mail filters, visit settings.