I agree to the change but I think somebody at Intel should really
investigate what the processor supports and what MSRs exist. It looks
like the configure_dca_cap() function is plain copy-pasta, I traced
it back to Sandybridge. But it was already there implemented wrong
anyway if you compare it to the BWG. I also have doubts if there ever
was any Intel processor with DCA supported by coreboot.

View Change

To view, visit change 28847. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: Id4f99e82bb97a260d654b49a2ba94fde207d318b
Gerrit-Change-Number: 28847
Gerrit-PatchSet: 4
Gerrit-Owner: Elyes HAOUAS <ehaouas@noos.fr>
Gerrit-Reviewer: Lijian Zhao <lijian.zhao@intel.com>
Gerrit-Reviewer: Nico Huber <nico.h@gmx.de>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-Comment-Date: Mon, 01 Oct 2018 13:42:50 +0000
Gerrit-HasComments: No
Gerrit-HasLabels: No