Attention is currently required from: Anil Kumar K, Bora Guvendik, Hannah Williams, Jamie Ryu, Subrata Banik.
1 comment:
File src/soc/intel/common/block/pmc/pmclib.c:
#if !CONFIG(SOC_INTEL_COMMON_BLOCK_ACPI_USE_GPE1)
/* NOTE: For platform doesn't have support for GPE1, adding dummy entries here for common code
*/
#ifndef GPE1_STS
#define GPE1_STS(x) (0x0 + ((x) * 4))
#endif
#ifndef GPE1_REG_MAX
#define GPE1_REG_MAX 0
#endif
#endif
The defines is moved to src/soc/intel/common/block/include/intelblocks/pmclib.h in https://review. […]
correction: https://review.coreboot.org/c/coreboot/+/84103/11
To view, visit change 84104. To unsubscribe, or for help writing mail filters, visit settings.