Subrata Banik uploaded patch set #3 to the change originally created by Usha P.

View Change

soc/intel/common/systemagent: Add new PCIEXBAR register LENGTH offset values

Add PCIEXBAR register LENGTH offset values to accommodate new SoC
implementation.

Changes:
1. The major delta is 0x60:PCIEXBAR register LENGTH offset definition has
been changed for latest SoC.

2. Common code takes care of setting the right value for pciex length.

TEST=Able to build CNL, SKL, APL platforms.

Change-Id: I75619be7614f58c96670ef86485d49d4da06ad91
Signed-off-by: Usha P <usha.p@intel.com>
---
M src/soc/intel/common/block/systemagent/Kconfig
M src/soc/intel/common/block/systemagent/systemagent_def.h
M src/soc/intel/common/block/systemagent/systemagent_early.c
3 files changed, 37 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/63/40363/3

To view, visit change 40363. To unsubscribe, or for help writing mail filters, visit settings.