Felix Held uploaded patch set #2 to this change.
soc/amd/picasso: Cleanup legacy UART config
Cleaned up configuration of the legacy UART.
Added Kconfig options for the mapping between UART
and legacy I/O decode.
TEST=Manual, boot trembyle, verify UART configured correctly in log.
serial8250: ttyS3 at I/O 0x2e8 (IRQ = 3, base_baud = 115200) is
a 16550A
$ io_write8 0x2e8 97 -> a is output on console
BUG=b:143283592
BUG=b:153675918
Signed-off-by: Rob Barnes <robbarnes@google.com>
Change-Id: Id08ff6428d4019303ebb6e44e13aba480cf1fde2
Reviewed-on: https://chromium-review.googlesource.com/2037891
Reviewed-by: Martin Roth <martinroth@google.com>
Tested-by: Martin Roth <martinroth@google.com>
---
M src/soc/amd/picasso/Kconfig
M src/soc/amd/picasso/include/soc/southbridge.h
M src/soc/amd/picasso/southbridge.c
M src/soc/amd/picasso/uart.c
4 files changed, 39 insertions(+), 19 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/22/40322/2
To view, visit change 40322. To unsubscribe, or for help writing mail filters, visit settings.