Attention is currently required from: David Hendricks, Angel Pons, Shuo Liu, Nill Ge.

Patrick Rudolph uploaded patch set #10 to this change.

View Change

mb/ibm: Add 4 SPR sockets server board IBM SBP1

The IBM SBP1 is an evaluation platform.

It's utilising:
- 4 SPR sockets, having 16 DIMMs each
- 240C/480T at maximum
- 32x CPU PCIe slots
- 2x M.2 PCH PCIe slots
- Dual 200Gbit/s NIC
- SPI TPM

It has an AST2600 BMC for remote management.

It doesn't have:
- External facing USB ports
- Video outputs

Test:
  The board boots to Linux 5.15 with all 480 cores available.
  All PCIe devices are working and no errors in ACPI.
  All 64 memory DIMMS are working and M.2 devices can be used.

Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Change-Id: Ie21c744224e8d9e5232d63b8366d2981c9575d70
---
A src/mainboard/ibm/Kconfig
A src/mainboard/ibm/Kconfig.name
A src/mainboard/ibm/sbp1/Kconfig
A src/mainboard/ibm/sbp1/Kconfig.name
A src/mainboard/ibm/sbp1/Makefile.inc
A src/mainboard/ibm/sbp1/acpi/platform.asl
A src/mainboard/ibm/sbp1/board.fmd
A src/mainboard/ibm/sbp1/board_info.txt
A src/mainboard/ibm/sbp1/bootblock.c
A src/mainboard/ibm/sbp1/devicetree.cb
A src/mainboard/ibm/sbp1/dsdt.asl
A src/mainboard/ibm/sbp1/include/spr_sbp1_gpio.h
A src/mainboard/ibm/sbp1/ramstage.c
A src/mainboard/ibm/sbp1/romstage.c
14 files changed, 847 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/92/73392/10

To view, visit change 73392. To unsubscribe, or for help writing mail filters, visit settings.