Sridhar Siricilla uploaded patch set #2 to this change.

View Change

soc/intel/cannonlake: Modify CSE's PCI BAR address

The patch modifies CSE's PCI BAR address to 0xfed1a000. Currently coreboot
uses 0xfeda2000 as a PCI BAR address for CSE device while FSP-M uses
0xfed1a000. So, after FSP-M call, CSE's BAR address is overridden with
0xfed1a000. This causes HECI command transactions to fail between FSP-M
call and postcar.

BRANCH=master
TEST=Verified sending HECI commands before and after FSP-M call on hatch.

Signed-off-by: Sridhar Siricilla <sridhar.siricilla@intel.com>
Change-Id: I371cb658a96f5d580faff32ffab013cb6e6c492c
---
M src/soc/intel/cannonlake/include/soc/iomap.h
1 file changed, 4 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/11/44211/2

To view, visit change 44211. To unsubscribe, or for help writing mail filters, visit settings.