View Change

1 comment:

• File src/soc/intel/tigerlake/chipset.cb:

  • Patch Set #13, Line 17: 1

    I think this can also be function 0 since these are all separate root ports. (but I don't actually have a USB4 PCIe device to test..)

To view, visit change 44917. To unsubscribe, or for help writing mail filters, visit settings.