1 comment:
File src/northbridge/intel/nehalem/northbridge.c:
Patch Set #4, Line 247: pci_write_config32(dev, D0F0_DEVEN, reg);
I don't like read-modify-write split like this for register D0F0_DEVEN, and having to re-initialise dev. I assume for this hardware there is no write-once registers involved?
To view, visit change 35744. To unsubscribe, or for help writing mail filters, visit settings.