1 comment:
Test: build/boot WYVERN variant, check boot times via cbmem:
w/SPD caching: ~722 ms
w/FSP reading: ~627 ms
Actually, it looks like the difference is before calling FSP-M? So, the ~120ms is spent doing someth […]
This time difference is from platform_fsp_memory_init_params_cb() / mainboard_memory_init_params() and friends... so mb/google/hatch/romstage_spd_smbus.c, which implements the SPD cache is definitely suspicious here.
To view, visit change 47899. To unsubscribe, or for help writing mail filters, visit settings.