View Change

1 comment:

• File src/soc/mediatek/mt8192/spm.c:

  • Patch Set #6, Line 515: write32(&mtk_spm->md32pcm_dma0_start, MD32PCM_DMA0_START_VAL);

    I think it's wise to add
    write32(&mtk_spm->md32pcm_dma0_start, 0);

    just before, just in case (unless the registers don't work this way...)

To view, visit change 47287. To unsubscribe, or for help writing mail filters, visit settings.