Attention is currently required from: Furquan Shaikh, Maulik V Vaghela, Selma Bensaid.
View Change
1 comment:
Commit Message:
Patch Set #1, Line 9:
We need to configure CPU PCIE root port related gpios in early
boot block stage for CPU root ports to work.
Thanks Maulik. […]
Thanks Maulik.
Done.
To view, visit change 52865. To unsubscribe, or for help writing mail filters, visit settings.
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I27c898943471d834bd82e3c7e8b36cceb12de099
Gerrit-Change-Number: 52865
Gerrit-PatchSet: 2
Gerrit-Owner: Bora Guvendik <bora.guvendik@intel.com>
Gerrit-Reviewer: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Gerrit-Reviewer: Selma Bensaid <selma.bensaid@intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: Furquan Shaikh <furquan@google.com>
Gerrit-Attention: Furquan Shaikh <furquan@google.com>
Gerrit-Attention: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Gerrit-Attention: Selma Bensaid <selma.bensaid@intel.com>
Gerrit-Comment-Date: Tue, 04 May 2021 18:22:37 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Furquan Shaikh <furquan@google.com>
Comment-In-Reply-To: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Gerrit-MessageType: comment