Furquan Shaikh submitted this change.

View Change

Approvals: build bot (Jenkins): Verified Furquan Shaikh: Looks good to me, approved
soc/intel/tigerlake: Add chipset devicetree

Add aliases for devices and set most of them to off with the exception
of some essential devices.

Set a default register value as an example.

Change-Id: If50269808645ddc019e0d94fa8296df58ab7c367
Signed-off-by: Duncan Laurie <dlaurie@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/44038
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
---
M src/soc/intel/tigerlake/Kconfig
A src/soc/intel/tigerlake/chipset.cb
2 files changed, 75 insertions(+), 0 deletions(-)

diff --git a/src/soc/intel/tigerlake/Kconfig b/src/soc/intel/tigerlake/Kconfig
index bf05d37..4df2e85 100644
--- a/src/soc/intel/tigerlake/Kconfig
+++ b/src/soc/intel/tigerlake/Kconfig
@@ -86,6 +86,10 @@
Refer to Platform FSP integration guide document to know
the exact FSP requirement for Heap setup.

+config CHIPSET_DEVICETREE
+ string
+ default "soc/intel/tigerlake/chipset.cb"
+
config IFD_CHIPSET
string
default "tgl"
diff --git a/src/soc/intel/tigerlake/chipset.cb b/src/soc/intel/tigerlake/chipset.cb
new file mode 100644
index 0000000..0d2b7a2
--- /dev/null
+++ b/src/soc/intel/tigerlake/chipset.cb
@@ -0,0 +1,71 @@
+chip soc/intel/tigerlake
+ device domain 0 on
+ device pci 00.0 alias system_agent on end
+ device pci 02.0 alias igpu off end
+ device pci 04.0 alias dptf off end
+ device pci 05.0 alias ipu off end
+ device pci 06.0 alias peg off end
+ device pci 07.0 alias tbt_pcie_rp0 off end
+ device pci 07.1 alias tbt_pcie_rp1 off end
+ device pci 07.2 alias tbt_pcie_rp2 off end
+ device pci 07.3 alias tbt_pcie_rp3 off end
+ device pci 08.0 alias gna off end
+ device pci 09.0 alias npk off end
+ device pci 0a.0 alias crashlog off end
+ device pci 0d.0 alias north_xhci off end
+ device pci 0d.1 alias north_xdci off end
+ device pci 0d.2 alias tbt_dma0 off end
+ device pci 0d.3 alias tbt_dma1 off end
+ device pci 0e.0 alias vmd off end
+ device pci 10.2 alias cnvi_bt off end
+ device pci 10.6 alias thc0 off end
+ device pci 10.7 alias thc1 off end
+ device pci 12.0 alias ish off end
+ device pci 12.6 alias gspi2 off end
+ device pci 13.0 alias gspi3 off end
+ device pci 14.0 alias south_xhci off end
+ device pci 14.1 alias south_xdci off end
+ device pci 14.2 alias shared_ram off end
+ chip drivers/intel/wifi
+ device pci 14.3 alias cnvi_wifi off end
+ end
+ device pci 15.0 alias i2c0 off end
+ device pci 15.1 alias i2c1 off end
+ device pci 15.2 alias i2c2 off end
+ device pci 15.3 alias i2c3 off end
+ device pci 16.0 alias heci1 off end
+ device pci 16.1 alias heci2 off end
+ device pci 16.2 alias csme1 off end
+ device pci 16.3 alias csme2 off end
+ device pci 16.4 alias heci3 off end
+ device pci 16.5 alias heci4 off end
+ device pci 17.0 alias sata off end
+ device pci 19.0 alias i2c4 off end
+ device pci 19.1 alias i2c5 off end
+ device pci 19.2 alias uart2 off end
+ device pci 1c.0 alias pcie_rp1 off end
+ device pci 1c.1 alias pcie_rp2 off end
+ device pci 1c.2 alias pcie_rp3 off end
+ device pci 1c.3 alias pcie_rp4 off end
+ device pci 1c.4 alias pcie_rp5 off end
+ device pci 1c.5 alias pcie_rp6 off end
+ device pci 1c.6 alias pcie_rp7 off end
+ device pci 1c.7 alias pcie_rp8 off end
+ device pci 1d.0 alias pcie_rp9 off end
+ device pci 1d.1 alias pcie_rp10 off end
+ device pci 1d.2 alias pcie_rp11 off end
+ device pci 1d.3 alias pcie_rp12 off end
+ device pci 1e.0 alias uart0 off end
+ device pci 1e.1 alias uart1 off end
+ device pci 1e.2 alias gspi0 off end
+ device pci 1e.3 alias gspi1 off end
+ device pci 1f.0 alias pch_espi on end
+ device pci 1f.1 alias p2sb off end
+ device pci 1f.2 alias pmc hidden end
+ device pci 1f.3 alias hda off end
+ device pci 1f.4 alias smbus off end
+ device pci 1f.5 alias fast_spi on end
+ device pci 1f.6 alias gbe off end
+ device pci 1f.7 alias thermal off end
+ end
+end

To view, visit change 44038. To unsubscribe, or for help writing mail filters, visit settings.

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If50269808645ddc019e0d94fa8296df58ab7c367
Gerrit-Change-Number: 44038
Gerrit-PatchSet: 12
Gerrit-Owner: Duncan Laurie <dlaurie@chromium.org>
Gerrit-Reviewer: Caveh Jalali <caveh@chromium.org>
Gerrit-Reviewer: Furquan Shaikh <furquan@google.com>
Gerrit-Reviewer: Nick Vaccaro <nvaccaro@google.com>
Gerrit-Reviewer: Patrick Rudolph <siro@das-labor.org>
Gerrit-Reviewer: Stefan Reinauer <stefan.reinauer@coreboot.org>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak@chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply@coreboot.org>
Gerrit-CC: HAOUAS Elyes <ehaouas@noos.fr>
Gerrit-CC: Paul Menzel <paulepanter@users.sourceforge.net>
Gerrit-MessageType: merged