Attention is currently required from: Hung-Te Lin, Rex-BC Chen, Ryan Chuang.

View Change

1 comment:

• Commit Message:

  • Patch Set #2, Line 7: vc/mediatek/mt8195: Enable VREF calibration at DDR3200 for enter/exit S0 stability

    Line too long

To view, visit change 56105. To unsubscribe, or for help writing mail filters, visit settings.